In this article, a highly efficient power module is presented with two class-E power amplifiers and an adaptive power combiner for transmitting output powers >100 W at 6.78 MHz in a wireless power transfer system. The losses caused by the combiners and interstage matching circuits or mismatching between the amplifier, and the combiners can significantly reduce the overall efficiency of the power module. To achieve an efficient combination of the output amplifier signals, the adaptive power combiner is proposed based on the consideration of the optimum load impedance characteristics of the power amplifiers. The input impedance of the combiner is designed using series capacitors and resistors between the two input ports of the combiner and the two output signals of the class-E amplifiers at the optimum load condition. The output performances of the proposed module can decrease based on the component mismatch between the two power amplifiers. The proposed power module was implemented on an FR4 PCB, with a 15 mm metal heat sink, and demonstrated an output power of 123.3 W, a power-added efficiency of 85.7%, and a power gain of 25.6 dB at 6.78 MHz. The second harmonic suppression of the module was 37 dBc.
Introduction
After the demonstration of the wireless power transfer technology, originally proposed by N. Tesla, as a wireless power transmission at a distance of 2 m at the Massachusetts Institute of Technology (MIT), this system has been applied to a variety of consumer applications [1] [2] [3] . Conventional application systems have been used for wireless charging of tablets and cell phones that require a power of, at most, 15 W [4, 5] . Recently, the specification of the system that is capable of supplying more than 60 W of power to target devices has also been discussed in the Wireless Power Consortium (WPC) to expand the range of applications in consumer electronics and other devices, such as laptops, power tools, household appliances, medical devices and equipment, and electric bicycles [6] [7] [8] . The delivered power to the load can be described as the multiplication of the coupling efficiency between the transmitter and receiver, alternating current (AC)-to-direct current (DC) conversion efficiency at the receiver, and the transmitted power at the highly efficient transmitter [9] . An output transmitted power of over 100 W is required to obtain a delivered power of over 60 W, when the coupling and the power conversion efficiencies are assumed to be 70% and 90%, respectively. It is also necessary to transmit enough power (more than 100 W) at the transmitter with operation stability because the coupling efficiency decreases as the distance between the transmitter and the receiver increases.
The transmitting efficiency of the high-power transmitter is one of the most important specifications in the wireless power transfer system because low efficiency in the power transmitting be changed owing to the variation of the values of the components. The L-type matching circuit is useful at the output of the PA in the wireless power transfer system because it can implement the output matching with the use of the minimum number of components at a narrow frequency bandwidth [10, 13] . Figure 1 shows the circuit diagram of a class-E PA with an L-type matching network using a series inductor L f and a shunt capacitor C f . The switching transistor is used as the LDMOS transistor, which can operate with low on-resistance at high frequency. The drain-source voltage (V DS ) should be higher than 30 V to obtain an output power P out in excess of 100 W when the output resistance R o at the drain is assumed to be 5 Ω. From the V DS and the class-E operation [17] , the transistor should also have a breakdown voltage V BV of 110 V, or higher, as follows
The capacitors C B1 and C B2 are used for blocking DC voltages from the input and output ports. The input matching of the amplifier is designed using a shunt inductor L in and a shunt capacitor C in , considering the input capacitance of the switching transistor at the bias point. Class-E operation at 6.78 MHz is realized by using a high-Q inductor L out and an additional C DS capacitor C out connected at the drain node of the transistor. The current of the high-Q inductor should be considered in the design by the maximum current in the class-E mode.
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Proposed Power Module with an Adaptive Power Combiner
The most common power combiner is the Wilkinson power combiner that consists of two quarter-wavelength transmission lines and a resistor with an impedance that is twice the reference impedance located between the two input ports [19] . A quarter-wavelength transmission line in the power combiner at 6.78 MHz can be implemented by substituting with the π-network with the lumped elements using one inductor, with a value of L1, and two capacitors, with the values of C1, as shown in Figure 5a , because of its long physical length on the PCB. The inductance L1 and the capacitance C1 in the power combiner can be obtained as
where Ro is the reference impedance of 50 Ω, and ω is the angular frequency of the combiner that is equal to 2π × 6.78 MHz. Inductors, with a high quality (Q) factor > 100, are used in the combiner to prevent efficiency degradation owing to the losses in the inductors [10] . There is no impedance conversion in the conventional combiner because the input and output ports are matched to the reference impedance. Thus, additional matching circuits are essential when the PAs are operated at the load impedance with the maximum PAE, as shown in Figure 4 . The use of the matching circuits increases additional losses relevant to the overall transmission efficiency, especially when the inductors are used in the circuits. It can be expected that the efficiency of the power combiner in Figure 4 is generally lower than that of the single PA if the efficiency of the PA itself is not greatly improved by changing the load conditions. An adaptive power combiner is proposed, as shown in Figure 5b , to combine the outputs of PAs operating at the load conditions that maximize the PAE, without using the additional matching circuits. For impedance matching with the outputs of PAs, the combiner can realize an adaptive input matching by arranging the resistance R1 and the capacitors C2 between two input ports in series. The output impedance matching of the combiner is implemented in both the power combiners using the inductors with the value of L1 and the capacitors with the value of C1. There is an intrinsic loss in the combiner due to the inductors with the values of L1. This loss is not different from that of the conventional combiner because it can be perceived as the loss of the power combiner itself. The additional loss of the proposed combiner can be neglected since both of combiners use the same inductance L1 in Figure 5 . The proposed power combiner can improve the efficiency of the power module by merging the impedance matching and power combining without additional matching circuits, as shown in Figure 6 . 
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Electromagnetic Field and Radio Frequency Circuit Co-Simulation
The proposed power module may elicit an increased degradation in its measurement performance, owing to the parasitic components that are generated in its implementation compared to the single PA. This is because the module has an additional PA and a combiner compared to a high-power PA. A co-simulation method that employed both an EM field and an RF circuit was used to compare the performances between the single PA and the proposed module. This included the parasitic effects in the implementations of the PA, and the module on the FR4 PCBs [12] . The characteristics of the transmission lines required to implement the power module on the PCB were simulated by using the Keysight Advanced Design System (ADS) Momentum, and the co-simulation in Figure 8 was conducted by applying the device models provided by the manufacturers in a similar manner to the case of the circuit simulation. The landing patterns used to attach the inductors and capacitors were designed by considering the solderable area and the size of each component. The resistor R1 located between the two inputs of the combiner was configured in parallel to the highpowered ceramic resistors with values of 250 Ω and 82 Ω for obtaining an accurate design value. The capacitors C1 and Cf were combined into a single capacitor with the value of Cm, which is the sum of C1 and Cf, for the sake of simplicity. The design parameters are summarized in Table 2 . 
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Results

Implementation of the Proposed Power Module
The proposed power module was implemented on the FR4 PCB, with a thickness of 1 mm as shown in Figure 10 . Two PAs are symmetrically designed using the LDMOS device with two transistors in one package. Therefore, the characteristic difference caused by the mismatch in the pattern and interconnection between the two PAs can be minimized. The heat sink consists of an aluminum metal body with a thickness of 15 mm and a cooling fan with the diameter of 10 mm. It is attached on the ground layer of the PCB for preventing performance degradation owing to the generated heat in the LDMOS transistors and the toroidal inductors. Capacitors, with a breakdown voltage of 250 V and inductors, with the maximum available current of 4.2 A, are used in the module to prevent the destruction and degradation caused by the voltage swing of class-E operation and the current flow of the high-power transmission, respectively. The size of the fabricated module is 94.7 mm × 62.5 mm without the subminiature version A (SMA) connectors.
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Measurement Results
Most of the remaining power that is not used for power transmission and amplification is generally converted to heat. Extreme heat generation can cause a decrease in the output performances and lower the stability of the transmitter. The performance degradation and instability due to heat generation are particularly important in the transmitter of the wireless power transfer system because a long operating time is required for charging the devices. The output power and PAE after operating for one hour are measured, as shown in Figure 13 , to verify whether the output performances of the proposed module are degraded by the heat generated in the module. The measured output power and PAE of the module are obtained to be equal to 123.3 W and 85.7% at the bias conditions with the gate and drain voltages of 2.2 V and 41 V, respectively. The measured performances in the same bias conditions as the measurement in Figure 12 are decreased by 4.3 W and 4.0%, respectively. However, no phenomena exhibiting unstable operation, such as oscillation, frequency shifting, or fluctuation in the output signals of the module, are observed in the measurement.
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Because of the tolerance of the components, it is difficult in the implementation to use inductors that perfectly meet the designed inductances based on the simulation and the devices that exactly have the same value in the design of the two PAs. Three power modules are measured, as shown in Figure 12 , to confirm whether the output performances of the proposed module can be stably represented when the different values from the design parameters are used in the implementation. All three power modules yielded output powers that were higher than 100 W, and PAEs of above 89.7% when the gate and drain voltages of the power module were biased to 2.2 V and 36 V in the measurements, respectively. The maximum output power and the best PAE in the bias conditions were 102.1 W for sample #1 and 90.4% for sample #2, respectively. The measurement results of the proposed module were approximately similar to the co-simulation results, and the existing minor differences are perceived to be caused by changes in the gate voltage in the measurements.
It is necessary to verify the harmonic signals at the output of the transmitter because the second harmonic of the power module can directly affect the operation of the near-field communication (NFC) system at 13.56 MHz. The proposed power module can reduce the harmonics at the output because a low-pass filter using the L-type network is implemented at the output of each class-E PA in the module. As shown in Figure 14 , the second and third harmonics are measured to be −37.8 dBc and −63 dBc, respectively, as compared to the fundamental signal. The harmonic signal at the output of the module is obtained to be more than 13 dBm due to the high-output power that is greater than 50 dBm. However, the effect of the harmonics on the surroundings can be further reduced in the wireless power transfer system because the transmitting and receiving coils of the system operate as a bandpass filter at 6.78 MHz [14] .
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Discussion
Although the values of the inductors used in the three samples were slightly different as shown in Table 3 , the deviations at the output in the measurement results were not large. The total resistance from the node for supplying the drain voltage to the output in each module can be calculated from the Q factors of the used inductors, as shown in Table 4 . Because the total resistance by the inductors present in sample #1 are smaller than those in sample #3, the higher PAE in sample #3 compared to sample #1 cannot be explained by the outcomes of the previous study, which is that the Q factor of the inductor is one of the dominant factors to decrease the PAE [10] . Therefore, a new analysis is required to explain the performance variation of the output power and PAE obtained in the measurements in each module. The characteristic mismatch of the two PAs in the proposed module is the other factor that can affect the performance variations among the power modules. In the proposed power module, the components of the PAs can be modeled as signals with different magnitudes and phases that are applied to the inputs of the power combiner. When the outputs of each of the two PAs in the module are defined to be P TX1 and P TX2 , the combining efficiency η in the power combiner can be described using the ratio of the perfectly combining power and the mismatched power, as follows
where |A TX1 | and |A TX2 | are the amplitudes of the output signals P TX1 and P TX2 , respectively, and θ is the phase difference between the two output signals. When the square of the difference in the amplitude between the two signals can be neglected due to the small difference in the amplitude, (5) can be approximately expressed as
The efficiency in the power combiner decreases as the phase difference between the two signals increases. Additionally, the change in the efficiency depends on the characteristics of the cosine function. The symmetry of the PAs can be evaluated by the ratio of the AC current from each power supply because the load impedance conditions depend on the drain-source current I DS when the DC bias from the supply is fixed. The amplitudes of the AC current consumed by each PA of sample #1 and sample #3 were measured after one hour of operation of the power module, with a power supply of 36 V. The amplitude ratio in each PA obtained in sample #3 was compared to that of sample #1. The symmetry obtained from the amplitude ratio in sample #3 was calculated to be equal to 87.5%, which was higher than 85.7% of that in sample #1. Based on the amplitude ratio of the AC currents of the two PAs in the module, the measurements in Figure 11 can be accepted as the result of the fact that the symmetry of the two PAs of sample #3 was higher than those of sample #1. Figure 15 shows the results of the co-simulation in the adaptive power combiner. Two 6.78 MHz signals with a different phase are input to the power combiner in the simulation. The output power of two signals is set to 70 W, which is the power level at the load condition necessary to obtain the maximum PAE using the given LDMOS transistor. The simulation results show that the output power can be decreased by 6.7%, which is the power combining loss of 8.8 W when a phase difference of 30 degrees occurs at the input. Since the difference in the components of the power combiner can affect the output characteristics in the same manner as the phase difference, it is also an important factor in the proposed power module in obtaining the symmetry of the two-signal path in the combiner [20] . applied to the inputs of the power combiner. When the outputs of each of the two PAs in the module are defined to be PTX1 and PTX2, the combining efficiency η in the power combiner can be described using the ratio of the perfectly combining power and the mismatched power, as follows 
where |ATX1| and |ATX2| are the amplitudes of the output signals PTX1 and PTX2, respectively, and θ is the phase difference between the two output signals. When the square of the difference in the amplitude between the two signals can be neglected due to the small difference in the amplitude, (5) can be approximately expressed as
The efficiency in the power combiner decreases as the phase difference between the two signals increases. Additionally, the change in the efficiency depends on the characteristics of the cosine function. The symmetry of the PAs can be evaluated by the ratio of the AC current from each power supply because the load impedance conditions depend on the drain-source current IDS when the DC bias from the supply is fixed. The amplitudes of the AC current consumed by each PA of sample #1 and sample #3 were measured after one hour of operation of the power module, with a power supply of 36 V. The amplitude ratio in each PA obtained in sample #3 was compared to that of sample #1. The symmetry obtained from the amplitude ratio in sample #3 was calculated to be equal to 87.5%, which was higher than 85.7% of that in sample #1. Based on the amplitude ratio of the AC currents of the two PAs in the module, the measurements in Figure 11 can be accepted as the result of the fact that the symmetry of the two PAs of sample #3 was higher than those of sample #1. Figure 15 shows the results of the co-simulation in the adaptive power combiner. Two 6.78 MHz signals with a different phase are input to the power combiner in the simulation. The output power of two signals is set to 70 W, which is the power level at the load condition necessary to obtain the maximum PAE using the given LDMOS transistor. The simulation results show that the output power can be decreased by 6.7%, which is the power combining loss of 8.8 W when a phase difference of 30 degrees occurs at the input. Since the difference in the components of the power combiner can affect the output characteristics in the same manner as the phase difference, it is also an important factor in the proposed power module in obtaining the symmetry of the two-signal path in the combiner [20] . 
Conclusions
A 120 W power module is proposed for a 6.78 MHz wireless power transfer system with increased transmission efficiency. The proposed power module consisted of two class-E PAs symmetrically designed at the optimum load condition and of an adaptive power combiner that stably obtained an increased combining efficiency. The power combiner used discrete components implements the desired impedance using capacitors and resistors between the two inputs of the combiner for impedance matching with the load condition, to obtain the maximum PAE in the PA. The symmetry between the PAs can affect the output performances of the proposed module because of the unique architectural feature of the use of the two PAs. The EM field and RF circuit co-simulation, which accounted for the parasitic effects on a PCB, showed that the proposed module had a higher output power and PAE than a single high-powered PA at 6.78 MHz. The measurement results of the three power modules implemented using different components demonstrated that the proposed power module can obtain stable and constant output performances, regardless of the changes in these components.
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